A High-Speed Low-Noise CIS with 12b 2-stage Pipelined Cyclic ADCs
نویسندگان
چکیده
A High-Speed Low-Noise CIS with 12b 2-stage Pipelined Cyclic ADCs JongHo Park*, Satoshi Aoyama*, Takashi Watanabe*, Tomohiko Kosugi*, Zheng Liu*, Tomoyuki Akahori*, Masaaki Sasaki*, Keigo Isobe*, Yuichi Kaneko*, Kazuki Muramatsu*, Tetsuya Iida*, and Shoji Kawahito* *Brookman Technology, Inc., 3-1-7 Wajiyama, Nakaku, Hamamatsu 432-8003, Japan Phone/Fax: +81-53-474-4540, E-mail:[email protected] Research Institute of Electronics, Shizuoka University, Japan
منابع مشابه
3D-stacking architecture for low-noise high-speed image sensors
In this paper, architectures for low-noise high-speed image sensors based on 3D stacking technology are discussed. Effectiveness of the 3D-stacking technology for low-noise high-speed image sensors is demonstrated in an implementation of a 33Mpixel 240fps 3D-stacked CMOS image sensor based on 12b 3-stage cyclic-based pipelined ADCs. For extremely low noise and wide dynamic range imaging, highly...
متن کامل18.6 A 12b 75MS/s Pipelined ADC using Open-Loop Residue Amplification
Conventional pipelined ADCs use electronic feedback to achieve highly linear and drift insensitive transfer characteristics in their interstage gain elements. Especially in the converter frontend, amplifiers with large open-loop gain are needed to achieve the desired accuracy. Due to additional, conflicting low noise and high bandwidth requirements, precision amplifiers dominate the power dissi...
متن کاملSelf-Calibration Technique of Pipeline ADC Using Cyclic Configuration
This paper proposes a self-calibration technique for a pipelined ADC with cyclic ADC structure. In this technique, the pipelined ADC is composed of a series of cyclic ADCs and each stage has independent digital self-calibration (Fig.1). We consider that if we measure the errors of sub-ADCs at the earlier stages by themselves in the pipelined ADC, the self-calibration accuracy would be improved....
متن کاملHigh-Speed and Low-Power Flash ADCs Encoder
This paper presents a high-speed, low-power and low area encoder for implementation of flash ADCs. Key technique for design of this encoder is performed by convert the conventional 1-of-N thermometer code to 2-of-M codes (M = ¾ N). The proposed encoder is composed from two-stage; in the first stage, thermometer code are converted to 2-of-M codes by used 2-input AND and 4-i...
متن کاملDesign and Development of a High Speed Pipelined-Cyclic ADC with 1.5 bits/Stage Error Correction
The paper describes an improved architecture of an 8-bit Analog to Digital Converter (ADC) based upon both the traditional Pipeline and the Cyclic ADC architectures. Cyclic ADC has a very low component count but the flip side is that it has a very low speed. On the other hand, a pipeline ADC has a comparatively higher speed but needs more number of components than a Cyclic ADC the component cou...
متن کامل